Abstract. This work reports the demonstration of a normally-off 4H-SiC double-gated, vertical junction field-effect transistor (VJFET) with implanted vertical channel without using epitaxial regrowth. With a 30 µm, 1.9x10 15 cm -3 doped drift layer, over 4,300V VJFETs in the normally-off mode have been demonstrated with a specific on-resistance of 40 mΩcm 2 up to a drain current density of 20A/cm 2 at 4.5V gate bias.
Introduction
Significant progress has been made in the development of power SiC MOSFETs. However, the inversion channel carrier mobility still requires substantial improvement. Besides, the reliability of MOS-gate under high temperature and high electric field could be a major challenge. Therefore, SiC JFET, being free of gate oxide, may be an excellent candidate for high temperature and high power switching applications. A few types of vertical JFETs (VJFETs) have been reported [1] [2] [3] [4] [5] . To make VJFETs normally-off, one can use a buried p layer to form a low voltage, normally-off lateral JFET to control a monolithically merged normally-on vertical JFET formed by ion implantation without epitaxial regrowth [1, 2] or by epitaxial regrowth [3, 4] . Epitaxial regrowth, however, is costly and is less desirable. In this paper, we report the design, fabrication and characterization of a double-gated, normally-off 4H-SiC VJFET without using epitaxial regrowth.
Design and Development of Processing Technology
The cross sectional view of the VJFET is shown in Fig.1 where the n -drift layer is 30µm and doped to 1.9x10 15 cm -3 . The design of the device involves the optimization of a set of parameters including the LJFET horizontal channel opening Whc defined by C plus Al co-implantation, buried p layer thickness and doping concentration, and vertical trench dimensions and implantation condition. Fig.2 shows Al concentration profiles under the LJFET p + gate determined by SIMS, Fig.1 Cross sectional view of a 4H-SiC VJFET. which define the LJFET channel opening Whc, a key parameter for realizing normally-off VJFETs.
Fig .3 shows the VJFET blocking characteristics for a design which results in V B =3,559V, simulated with ISE-TCAD [6] . Computer simulation with ISE-TCAD software was performed for VJFET structure in order to find optimum range for LJFET channel opening. Fig. 4 shows the effect of LJFET channel opening on device current density: Fig. 4a shows that channel opening smaller than 0.15µm significantly limits forward current density, while channel opening wider than 0.32mm results in a large leakage current density in normally-off blocking mode (Fig.  4b) . The VJFET fabrication involves four critical implantation steps, beginning with aluminum implantation to connect the buried p layer to the wafer surface, followed by nitrogen source implantation and p + upper gate formation by Al+C co-implantation. The final one is for the vertical channel formation by nitrogen implantation, converting the buried epitaxial p layer into n~7×10 17 cm -3 doped vertical channel. Implantation masks are made of electron-beam cured photoresist for all the implantations except for the high dose Al+C co-implantation, for which Mo implantation mask is used. Post-implantation annealing of all implants is done at 1,550°C for 30 min in a controlled ambient. Multi-step junction termination extension (MJTE) with 50µm wide steps ( Fig.1) is formed by ICP etching. The structure was first optimized on control diodes, which reached breakdown voltage over 5kV, and then reproduced on VJFET devices. Etched depth for the innermost MJTE step is about 1.1µm, etched depth for the outermost step is about 1.15µm, and, final isolation etching between devices is 2.85µm deep (all depths are measured with respect to the surface of the original wafer). Deep etching requires Ni and Ti-Al alloy metal masks, while shallow etching is performed with photoresist etching masks. Vertical trench is etched by ICP through nitrogen-implanted region. Etching mask is made of 0.2µm Al-Ti alloy patterned by wet etching. Additional 0.4µm Ni layer, also patterned by wet etching, protected most of the device active area during trench etching. Surface passivation is done by thermal oxide plus PECVD silicon dioxide and silicon nitride with a total thickness of about 0.85µm. Sputtered Ni/TiW annealed at 1,050°C for 10min is used for both source and gate ohmic contacts. Backside drain ohmic contact is formed by sputtered Al/Ni annealed together with source and gate contacts. Arrays of implanted upper p + gates are connected to metallized gate buses at selected locations, which results in a lower voltage across the p + n gate-source junction than the externally applied gate voltage. Fig.5 shows a microphotograph of a VJFET after all implantation steps have been completed, showing the clear formation of the upper p + gate, the vertical channel, the n + source, and the MJTE region. 
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shows the detailed features of a VJFET revealing the source and gate contact schemes and overlay formation. 4H-SiC VJFETs have been designed with active areas up to 2mm x 0.666mm.
Evaluation and Characterization
Fig .7 shows the gate-to-source p + n junction I-V characteristics for a VJFET with a medium channel opening which confirms the realization of a low leakage p + n gate junction based on high dose implantation of C plus Al. The gate leakage current was seen to be only 0.4nA at a reverse bias voltage of 5V. The forward current shows some recombination current at the range of lower forward biases suggesting the need to further improve the gate processing conditions. Device characteristics above 3,000V have been measured for some of the devices under gate bias of 0V. Devices were found to be capable of blocking voltages in the range 3.0-4.3kV with the leakage current of a few milliamperes, depending on the size of the devices. Fig.8 shows the DC I-V characteristics for a large VJFET with narrow LJFET channel opening. The leakage current is 4.8mA at V B =3,056V. Based on Fig. 9 with dotted lines. In order to determine electron mobility along the current conduction path in the VJFET, simulation with ISE-TCAD was performed to fit experimental I-V curves of a selected VJFET. Electron mobility was one of the variable parameters in the simulation, and it was found to be 176 cm 2 /V⋅s for the LJFET channel and 117 cm 2 /V⋅s for the vertical channel.
Summary
4H-SiC VJFET has been designed and fabricated. Blocking voltage of 4.3kV is demonstrated in normally-off mode based on 30µm drift layer doped to 1.9x10 15 cm -3 . Specific on-resistance of 40 mΩcm 2 up to a drain current density of 20A/cm 2 is demonstrated at V G =4.5V, which is lower than previous world record of 69 mΩcm 2 for VJFETs of similar (5kV) blocking voltage [4] . Electron mobility for the lateral and vertical channels are found to be 176 cm 2 /V⋅s and 117 cm 2 /V⋅s, respectively.
